Assignee: Intel Corporation

## IN THE CLAIMS

Presented below is a complete listing of claims in the revised format set forth by the Office on 01/31/03.

1 Jub >

3

8

9

1. (Currently amended) A method, comprising:

providing a first resistor with a first end and a second end, said first end coupled to a switch and said second end coupled to a data bus wire at a near end of a data bus;

controlling said switch with a detach control signal sent from a far end of said data bus to cause an apparatus containing said first resistor and said switch to enter a logically detached

<u>state;</u> and

switching a biasing voltage from said resistor utilizing said switch.

## 2. (Cancelled)

- 1 3. (Original) The method of claim 1, wherein said first resistor
- 2 is configured as a pull-up resistor.
- 1 4. (Original) The method of claim 3, further comprising
- 2 detecting said switching of said biasing voltage.
- 1 5. (Original) The method of claim 4, further comprising
- 2 determining a logically detached state responsive to said detecting.

(m/2)

1

6. (Original) The method of claim 1, wherein said detach control signal is responsive to a wake-up signal.

7. (Original) The method of claim 6, wherein said detach control signal is asserted when said wake-up signal is de-asserted.

 $\begin{array}{c} 2 \\ 3 \\ 4 \end{array}$ 

6

7

8

9

10

1

8. (Currently amended) An apparatus, comprising:

a first resistor with a first end and a second end;

a switch coupled to said first end of said first resistor and to a bias voltage;

a detach control signal wire of a data bus coupled to said switch at
a near end of said data bus, to receive a detach control
signal sent from a far end of said data bus to cause said
apparatus to enter a logically detached state; and

a data bus wire of said data bus coupled to said second end of said first resistor.

9. (Previously amended) The apparatus of claim 8, wherein said switch may apply said bias voltage to said first end of said first resistor responsively to said detach control signal on said detach control signal wire.

1 10. (Original) The apparatus of claim 9, wherein said detach 2 control signal is generated responsively to a wake-up signal.

1	11. (Previously amended) The apparatus of claim 8, wherein
. 2	said data bus carries universal serial bus data.
6/	
	12. (Previously amended) The apparatus of claim 8, wherein
forth,	said data bus carries IEEE-1394 pus data.
1	13. (Original) The apparatus of claim 8, further comprising a
$\Omega^2$	second resistor with a first end and a second end, said first end coupled
3	to said data bus wire.
1	14. (Previously amended) The apparatus of claim 13, wherein
2	said second end of said second resistor is coupled to signal ground.
1	15. (Previously amended) An apparatus, comprising:
2	means for providing a first resistor with a first end and a second
3	end, said first end coupled to a switch and said second end
4	coupled to a data bus wire at a near end of a data bus;
5	means for controlling said switch with a detach control signal sent
6	from a far end of said data bus to cause said apparatus to
7	enter a logically detached state; and
8	means for switching a biasing voltage from said resistor utilizing
9	said switch.
	<del>16. (Cancelled)</del>

Assignee: Intel Corporation

(mx3),

1

2

3

4

5

6

7

8

9

10

11

17. (Previously amended) The apparatus of claim 15, further comprising

means for detecting said switching of said biasing voltage.

1 18. (Previously amended) The apparatus of claim 15, wherein 2 said detach control signal is responsive to a wake-up signal.

A A

19. (Previously added) A system, comprising:

a data bus with a near end and a far end;

a first circuit, coupled to said near end, including a first resistor with a first end and a second end, a switch coupled to said first end of said first resistor and to a bias voltage, a data bus wire of said data bus coupled to said second end of said first resistor, a detach control signal wire of said data bus coupled to said switch to receive a detach control signal; and

a second circuit, coupled to said far end, to send said detach control signal to cause said first circuit to enter a logically detached state.

- 1 20. (Previously added) The system of claim 19, wherein said 2 switch may apply said bias voltage to said first end of said first resistor 3 responsively to said detach control signal.
- 1 21. (Previously added) The system of claim 20, wherein said detach control signal is sent in response to a wake-up signal.

Assignee: Intel Corporation

22. (Previously added) The system of claim 21, wherein said

wake-up signal is sent by said first circuit.